Abstract-This paper presents a pulse width modulation (PWM)technique
I. INTRODUCTION
N OWADAYS, grid-connected photovoltaic (PV) systems are becoming more popular due to their advantages like low maintenance, easy installation, zero polluting nature, no fuel cost, and abundance of sunlight, etc. The grid-connected PV system can further be broadly classified based on inclusion or noninclusion of the transformer in the system. The inclusion of a transformer gives galvanic isolation between the PV source and the grid. The category with the inclusion of a transformer can be in the form of high-frequency [1] - [3] or low-frequency link [4] . The grid-connected PV inverter with a high-frequency link usually requires more than two stages which affects the overall efficiency of the system. The configurations with a low-frequency transformer suffer with disadvantages of high losses, and increased weight and cost. The other category for the grid-connected PV systems, i.e., without the inclusion of transformer has all the advantages of low weight, size, and low loss and cost. However, the exclusion of a transformer in the system does not provide any galvanic isolation between the two sources (grid and PV array). This has led to the development of various safety standards like VDE 0126-1-1, IEEE1547 [5] , etc. One such standard or regulatory requirement which comments on the magnitude of the leakage current between the PV module and its frame is VDE 0126-1-1 [5] . A parasitic capacitance is formed between the PV module and the frame because of the presence of the dielectric between them. When the terminal voltage having high-frequency voltage transitions is present across the parasitic capacitance, a leakage current flows through it. The flow of the leakage current arises many issues related to safety of the person in contact with the PV module, degrades the PV-array characteristics, etc., in the PV system. To minimize the leakage current, many transformerless inverter topologies for the grid-connected PV system are proposed in the literature [6] - [8] .
One solution to minimize the leakage current is to maintain the common mode voltage (CMV) constant [9] - [13] . Xiao et al. [9] have proposed a solution for minimizing the leakage current by maintaining the constant CMV during all the switching states. However, the given solution requires extra circuitry elements for the achievement of the constant CMV. Another method to minimize the leakage current is based on isolating the PV array and the grid during the zero state or turn-off state in the switching cycle [14] - [17] . The inverter topology proposed by Islam and Mekhilef [14] minimizes the leakage current by isolating the PV array and the grid during turn-off state of the switching cycle. Such solutions have worked well for three-level inverter configurations. However, when the configuration is extended for more than three levels, there is again a chance for the leakage current to flow in the intermediate states other than zero state. Thus, a study and analysis is required for the minimization of the leakage current at the terminal voltage of the multilevel inverter (MLI).
Basic analysis for the leakage current in PV systems can be done with respect to the equivalent circuit during each switching operation [18] . One such analysis for the leakage current in the cascaded multilevel inverter (CMLI) was given by Zhou and Li [19] . The authors have given analysis by considering the common mode inductor and the capacitor in the equivalent circuit during each switching states. This analysis is further simplified using pole voltages. However, it does not explain the effect of change in various switching states directly on the terminal voltage of the PV array. One such solution using switching states was proposed by Hedayati and John [20] for the analysis of the CMV in the H-bridge inverter. The given analysis is good, but can be better understood and explained using the switching function. This paper presents such simplified analysis of the terminal voltage and the CMV using the switching function. It also gives an insight view of the effect of the pulse width modulation (PWM) strategy on the terminal voltages and CMVs.
Furthermore, in this paper, a solution to minimize the leakage current in PV systems for the five-level CMLI is discussed. The given solution can also be extended to 2m + 1 levels, where m is the number of PV sources used. The high-frequency voltage transitions in the CMV [21] and PV terminal voltages are eliminated by the proposed PWM technique. This paper also gives the analysis for the CMV and terminal voltage for the fivelevel CMLI, which can be extended to 2m + 1 levels inverter configuration. The given analysis is also useful for defining the switching strategy for the preelimination of high-frequency voltage transitions in the terminal voltage and CMV. The leakage current in the PV system is minimized without addition of any extra circuitry elements. The proposed PWM technique is also compared with the conventional sinusoidal pulse width modulation (SPWM) for the five-level CMLI.
The rest of this paper is divided into eight sections. The operation of the five-level CMLI and the filter configuration used are explained in Section II. The proposed PWM technique and its generalization are explained in Section III. Section IV explains the integration of MPPT with the proposed PWM technique and the design of PV source capacitors. Section V explains the analysis of the PV terminal voltage and CMV for the fivelevel CMLI using both conventional SPWM and proposed PWM techniques. The simulation and experimental results of conventional and proposed PWM techniques for a five-level CMLI are explained in Section VI and VII, respectively. Section VIII provides the conclusions of the study presented in the paper.
II. OPERATION OF THE CMLI
The details regarding the operation of the CMLI is formulated by considering a five-level inverter topology [22] . The given configuration broadly consists of two converters (Conv 1 and Conv 2) as shown in Fig. 1 . The Conv 1 is a basic unit for the CMLI. It consists of a switch Sw 1 and a bidirectional switch (Sw 2 and Sw 3 ). The purpose of switch Sw 3 is to eliminate the forward biasing condition due to the inherent diode in the switch Sw 2 during its operation [22] . The switches Sw 2 and Sw 3 of the first converter are operated simultaneously. The Conv 1 output voltage v zn attains the voltage level V PV when the switch Sw 1 is turned ON. Similarly, it attains the voltage level V PV /2 when switches Sw 2 and Sw 3 are turned ON, respectively. The voltage levels of V PV and V PV /2 are generated using two PV sources PV 1 and PV 2 as shown in Fig. 1 . The generated voltage v zn of Conv 1 instantaneously becomes the input to the Conv 2. The Conv 2 comprises of the H-bridge where S x represents the switching function for switch x with x ࢠ (1, 2, 3 . . . 7). The value of S x is "1" or "0" when the corresponding switch x is turned ON or OFF, respectively. Furthermore, it can be noticed that the nodal point z (see Fig. 1 
The inverter output voltage v ab is connected to the grid via filter inductors (L f and L) and resistors (R G and R) as indicated in Fig. 1 [23] - [25] . The resistance R and R G [23] refers to the grid and ground resistance used in the system, respectively. The filter configuration [26] used in the system have two separate paths. The first path formed by the components inductor L T , capacitor C 1 , and resistor R T is used for filtering the high-frequency current ripple at the inverter output. The second parallel path formed by capacitor C 2 and damping resistor R d is used to damp out the load and supply induced resonance. The term e g refers to the instantaneous grid voltage and the terms R p and C p refers to the parasitic resistance and the capacitance of the PV array, respectively. The parasitic elements in the PV system [23] , [25] are represented using the dotted lines as shown in Fig. 1 . Also, the parasitic capacitance in the PV array forms a resonant circuit with the filter inductors at the inverter output. The resonant frequency f r formed by the resonant circuit is given by the expression [23] 
At resonant frequency, the parasitic capacitance offers minimum impedance. Hence, the magnitude of the leakage current i leak flowing through the parasitic capacitance is high for the harmonics in the terminal voltage with the same frequency as resonance frequency f r . The proposed PWM technique minimizes the resonant frequency component in the terminal voltage.
Thus, it reduces the leakage current flowing at frequency f r . It also minimizes the voltage transitions in the CMV.
III. PROPOSED PWM STRATEGY AND ITS GENERALIZATION
FOR THE MINIMIZATION OF THE LEAKAGE CURRENT As discussed above, the given system requires two independent PV sources for the five-level output. The two PV sources required can have symmetrical or asymmetrical configuration. Thus, the proposed PWM strategy needs to operate in both symmetrical and asymmetrical configurations for the two PV sources as discussed below.
A. PWM Strategy for Symmetrical Configuration of PV Sources
The proposed PWM technique minimizes the leakage current by eliminating the high-frequency voltage transitions (ripple content) in the PV terminal voltage. The following action can be achieved by isolating the PV array and the grid during the zero state. This is similar to the H5 inverter topology [15] . Furthermore, the flow of the leakage current in switching between the intermediate states V PV /2 to V PV or vice versa can be achieved by switching between 0 to V PV state or vice versa. In other words, the zero-voltage level is maintained for all the voltage transitions in the complete cycle of the output voltage v ab . During the zero state, the terminal voltage and CMV achieve an undefined state. The incorporation of the zero state results in avoiding the high-frequency transitions in the terminal voltages and CMVs. In order to accommodate V PV bus voltage for switching between V PV to 0, the magnitude of the reference wave v mod is reduced to half of its original value. The change in the magnitude of the reference wave is done only when switching is in between V PV to 0 or vice versa. The expression for the modified reference wave is
v mod = m a sin ωt, where m a is the amplitude of the reference wave.
The switching strategy of the proposed PWM technique for the five-level CMLI is shown in Fig. 3 . The absolute magnitude of the modified reference wave v ref modified is compared with the triangle carrier wave. The amplitude of the triangular carrier wave x 2 is the ratio of the bottom PV source PV 2 voltage V PV /2 to the overall PV voltage V PV . So, the instantaneous magnitude of the triangular carrier wave varies from 0.5 to 0 in the case of symmetrical PV array configuration. Therefore, the required triangular wave can be generated by multiplying ratio x 2 with the unit triangular carrier waveform (triangular waveform with the unit amplitude). Now, within the positive half cycle of v ab , for the ranges of phase ωt varying from 0°to 30°or 150°to 180°, if the instantaneous magnitude of v ref modified exceeds the magnitude of the carrier wave, then, the output voltage attains the level V PV /2. For the remaining range of ωt (i.e., from 30°to 150°), the output voltage attains level V PV whenever The five-level CMLI can be generalized for 2m + 1 levels. The term m refers to number of PV sources, and its value is always an even number (i.e., m = 2, 4 . . . ). Fig. 5 shows the generalized topology of the CMLI for 2m + 1 levels in the output voltage. In order to generate more than five levels in the output voltage, the basic unit consisting of Conv 1 and Conv 2 needs to be cascaded as shown in Fig. 5 . During the zero state, all the switches in the basic unit of Conv 1 are turned OFF so that the grid is isolated from the PV array. Furthermore, the gives the waveform of the modified reference wave for 2m + 1-level inverter which is also expressed in (6) . The amplitude of the modified reference wave remains unchanged until the instantaneous value of the reference wave v mod is less than m a /m
B. PWM Strategy for Asymmetrical Configuration of PV Sources
When there is an asymmetry in the PV configuration, the output voltages of PV sources PV 1 and PV 2 are different. Let V PV1 and V PV2 be the output voltages of the PV sources PV 1 and PV 2 , respectively, as indicated in Fig. 7 . The total PV voltage V PV is given by
Whenever the voltages V PV1 and V PV2 of sources PV 1 and PV 2 are different, then, the same proposed PWM technique can be used except for the value of x 2 . The value of the modified reference wave V ref modified depends on the ratio V PV2 / V PV . The terms x 1 and x 2 can be represented in terms of V PV1 , V PV2 , and V PV as
The modulation index m a is multiplied with a sine wave having unity magnitude to obtain v mod . The instantaneous magnitude of v mod is compared with x 2 m a . Whenever the instantaneous value of the reference wave v mod exceeds x 2 m a , then, the magnitude of the modified reference wave v ref modified becomes v mod x 2 . Once the PWM strategy is defined for the given system, the MPPT algorithm needs to be integrated with the proposed PWM strategy. The next section explains the MPPT operation for the system.
IV. INTEGRATION OF MPPT WITH THE PROPOSED PWM TECHNIQUE AND THE DESIGN OF PV SOURCE CAPACITORS
In order to operate the two PV sources at maximum power [27] , the perturb and observe (PO) algorithm [28] was employed in the given system. The PO algorithm requires average values of sensed PV voltages and PV currents. The sensed averaged values of voltage V PV1 and current I PV1 of source PV 1 are given to the MPPT algorithm MPPT1 as shown in Fig. 8 . Similarly, the voltage V PV2 and the current I PV2 of PV 2 are given to another MPPT algorithm MPPT2. Thus, the sensed average values of PV voltage and current are given to respective MPPT algorithms. The individual MPPT algorithms MPPT1 and MPPT2 give modulation index m a1 and m a2 , respectively, as shown in Fig. 8 . In other words, the two PV sources are operated with their individual MPPT algorithms. The resultant modulation index m a is obtained by
The resultant modulation index m a is now multiplied by an unit amplitude sine wave to obtain v mod . The reference wave v mod is then used for generating the modified reference wave v ref modified as indicated in Fig. 8 . The obtained v ref modified is compared with a triangular carrier wave having magnitude ranging from 0 to x 2 and the corresponding pulses for the switches are generated accordingly. In a single-phase system, it can be noted that the buffer capacitor used across PV sources plays an important role in the efficient operation of MPPT. Thus, the proper design value of buffer capacitors (C pv1 and C pv2 ) should be used in the given MLI.
A. Design Calculation for PV Source Buffer Capacitors
The design of capacitor C PV1 can be done by considering the nonactive period of the source PV 1 . In other words, the value of C PV1 should be such that it maintains the PV source PV 1 near the maximum power point (MPP) voltage during the nonactive period of the PV source PV 1 . Thus, the source PV 1 operating near MPP injects the current I PV1 (near to the MPP current) into the capacitor C PV1 . The value of the capacitor C PV1 is given by [29] 
where t 1 represents the nonactive time period or duration in which the source PV 1 is not delivering any power to the output load, ΔV PV1 is the allowed ripple content in the source PV 1 voltage V PV1 . Let us consider five PV modules (where each module has V oc = 21.05 V and I sc = 3.84 A at STC) are connected in series to obtain desired V PV1 and I PV1 . For the fundamental value of the grid frequency 50 Hz, the PV source will not deliver any power for a period of 60°or 3.33 ms during symmetrical configuration. Also, considering the ripple in V PV1 as 2% (i.e., V oc * 0.02 = 2.105 V) and I PV1 = 3.74 A, the calculated value of C PV1 is given by
Similarly, the procedure can be used for the calculation of C PV1 during asymmetrical PV source configurations. Now, as the source PV 2 is active in the complete cycle of the output voltage, therefore, the value of the capacitor C PV 2 can be calculated as [30] C PV2 = P PV 2ω g V PV2 ΔV PV2 (13) where P PV is the total power from both the PV sources, ω g is the fundamental value of the grid frequency in rad/s, <V PV2 > is the average PV 2 source voltage and ΔV PV2 is the ripple in the voltage V PV2 . By substituting the values of P PV = 788 W, ω g = 314 rad/s, ΔV PV2 = 2.105 V, and <V PV2 > = 105.25 V, the calculated value of C PV2 is given by 
V. ANALYSIS OF PV TERMINAL VOLTAGE AND CMV FOR THE FIVE-LEVEL INVERTER
For analysis of the leakage current, it is necessary to derive the expression for the PV terminal voltage with respect to the ground point g (see Fig. 1 ). The expression for the terminal voltage across the parasitic capacitances are derived using switching functions. From Fig. 1 
where v pn is the voltage across the terminals p and n (see Fig. 1 ). Substituting v pn = V PV in (17) gives
Furthermore, the voltage v ag (see Fig. 1 ) can be expressed in terms of v p1g and v ng as
Similarly, the voltage v bg can also be expressed in terms of v p1g and v ng as
Now, the voltage v ag can also be expressed in terms of the grid voltage e g , drop in filter inductors (L f and L), and resistances (R and R G ) [20] as
Similarly, the voltage v bg is expressed as
Now, neglecting the drop in resistances R G and R/2 and adding (21) and (22) with assumptions of i g = −i g , i p = −i p , and i 1 = −i 1 [20] gives
Now, replacing v ag and v bg in (23) and then simplifying the expression for the terminal voltage v p1g gives
Once v p1g is known, then, the other terminal voltage v o1g (when the switch Sw 1 is ON) can be calculated as
Now to calculate the terminal voltage v pg , it still requires calculation of the terminal voltage when the switch Sw 2 is turned ON. When the switch Sw 2 is turned ON, then, the terminal voltages v p2g and v o2g are related as
Also, the terminal voltages v o2g and v ng are related as
Substituting v on by V PV /2 gives
Again the voltage v ag can be expressed in terms of v o2g and v ng as
Similarly, the voltage v bg can also be expressed in terms of v o2g and v ng as
Substituting (29) and (30) into (23) and simplifying for the terminal voltage v o2g results in
Once v o2g is known, v p2g can be calculated using (26) . Using (15), the final expression for the terminal voltage v pg for the PV source PV 1 is given by
Similarly, using (16), the final expression for the terminal voltage v og for the PV source PV 2 is given by
where the terms S z 1 , S z 2 , S z 3 , and S z 4 in (32) and (33) are given by
;
To analyze the expressions (32) and (33) of terminal voltages containing switching functions, simulation was performed for both conventional and proposed PWM techniques. The simulation was done for given five-level CMLI using SIMULINK block set of MATLAB/SIMULINK software. Specifications used in the simulation are: V PV = 250 V, e g = 162.63 V, and f g = 50 Hz. In order to show the undefined states clearly, the switching frequency f sw is limited to 1 kHz. Fig. 9 (I) and (II) shows the systematic approach for the generation of the terminal voltage waveform from the expressions given in (32) and (33) This verifies that the proposed PWM technique eliminates the high-frequency switching pulses in the terminal voltage for PV sources as shown in bottom subplots (i), (j), and (k) of Fig. 9 (II). This further helps in reducing the leakage current [31] magnitude in PV systems. This can also be justified with the fact that the impedance offered by the parasitic capacitor is inversely proportional to the frequency [25] . Furthermore, the subplots (l) and (m) of Fig. 9 (I) and (II) show the voltage v an and v bn of the inverter for conventional and proposed PWM techniques. The subplot (n) of Fig. 9 (I) and (II) shows the CMV v cm of the inverter for conventional and proposed PWM techniques. It can be easily observed from the plot that a number of highfrequency switching transitions are absent in the proposed PWM technique. Due to absence of high-frequency switching's, the size of the electromagnetic interference (EMI) filter required at the output of inverter may be reduced [32] . This may further reduce the cost, size, and weight of the system.
VI. SIMULATION RESULTS
Simulation of the proposed system was performed using the MATLAB/SIMULINK software. To justify the performance of the system for the leakage current and the MPPT operation, two separate simulations were performed as discussed in the following sections.
A. Simulation for the Leakage Current
The simulation of the five-level CMLI shown in Fig. 1 was conducted in the MATLAB/SIMULINK software using its POWERSIM block-set to justify the analysis done with the switching function. The conventional and proposed PWM techniques were applied to the five-level CMLI configuration with identical parameters. The parameters used in the simulation for the proposed system are given in Table II . To deliver the average active power P into the grid, the inverter needs to generate a voltage V r with an angle δ r . The magnitude of the angle δ r and the voltage V r can be calculated as [23] 
A system with P = 5 kW, then, V r = 233 V and δ r = 0.158 rad was considered for both the simulations. Fig. 10(i) and (ii) shows the simulation results of the cascaded five-level CMLI with conventional SPWM and proposed PWM techniques, respectively. The subplots (a) and (b) of Fig. 10(i) and (ii) show the output voltage of the five-level inverter v ab and the corresponding grid current i g , respectively. The fast Fourier analysis (FFT) of the five-level inverter output voltage v ab and the corresponding grid current i g was also shown inside the corresponding subplots. It can be observed that the magnitude of higher order harmonics is slightly high in the inverter output voltage v ab for the proposed PWM technique when compared to the conventional SPWM technique. However, these higher order harmonics can be taken care by the proper design of the filter. The subplots (a) of Fig. 10(i) and (ii) also show that the harmonic components at the frequencies in multiple of 25 kHz are dominant in both conventional SPWM and proposed PWM techniques. Therefore, design values of the filter remain same for both the cases with the cutoff frequency of 25 kHz. It can be easily verified that total harmonic distortion (THD) of the current waveform remains same for conventional SPWM and proposed PWM technique. The THD of the grid current in both the cases meets the requirement of Standard IEEE 1547 [33] and it has nearly same value. Another important observation is that, the common mode and terminal voltage waveforms have high-frequency voltage transitions in the conventional SPWM as shown in subplots (c), (d), and (f) of Fig. 10(i) . These highfrequency voltage transitions are absent or removed in the case of proposed PWM technique as shown in subplots (c), (d), and (f) of Fig. 10(ii) . The terminal and CMV waveforms are matching with the results obtained using switching function analysis (see Fig. 9 ). This also justifies the analysis done. The presence of high-frequency voltage transitions in the CMV for conventional SPWM technique results in the flow of the zero-sequence current in the system. This may increase the THD of the grid cur- rent. Furthermore, the subplots (e) of Fig. 10(i) and (ii) show the waveform for the leakage current i leak of conventional SPWM and proposed PWM techniques, respectively. It can be observed that the value of the leakage current is around 0.2 A in conventional SPWM, whereas with proposed PWM, its value is less than 0.1 A. This can be attributed to the low-frequency voltage waveform on the terminal voltages v og and v pg .
Furthermore, the proposed PWM also eliminates highfrequency transitions in the CMV. This further helps in minimizing the EMI filter requirement for the system [32] using the proposed PWM technique compared to the conventional SPWM technique. Because of reduction in high-frequency transitions in the CMV, the size of the EMI filter at the output of the inverter is reduced [32] . This may further reduces the cost, weight, and size of the grid-connected system. Again, the FFT was done to further analyze the presence of various highfrequency components in the terminal voltage due to both PWM techniques. Fig. 11 shows the FFT plots for the terminal voltage of the five-level CMLI. It can be easily verified that the conventional SPWM has significant percentage of high-frequency components more than 50 percent at resonant frequency around 43.316 kHz as obtained from (4) . However, with the proposed PWM technique, no significant high-frequency components are present at any value of the high-frequency. Fig. 12 shows the FFT analysis of the leakage current flowing through the parasitic capacitance of the PV array for the five-level CMLI with SPWM technique and proposed PWM technique. The peak magnitude of the leakage current is around 65 mA at resonant frequency 43.316 kHz calculated from (4) . With the proposed PWM technique, the peak magnitude of the leakage current is reduced to 2 mA at resonant frequency. Thus, the proposed PWM technique minimizes the leakage current flowing through the parasitic capacitor along with the reduction in size, weight, and cost of the grid-connected inverter system. However, the switching losses are more in the proposed PWM technique compared to that of the conventional SPWM technique. Hence, the five-level CMLI may have slightly reduced efficiency with the proposed PWM technique compared to that of the conventional SPWM technique. However, the THD of the grid current remains almost the same for both the conventional SPWM and proposed PWM techniques.
B. Simulation for MPPT Performance
Simulation was again performed in the SIMULINK environment using the PV source model. The model of the PV module with the short-circuit current I sc of 3.74 A and the open-circuit voltage V oc of 21.05 V at STC is used in the simulation. Two sets having series connection of PV modules were used to form two PV sources PV 1 and PV 2 for the inverter. The two PV sources PV 1 and PV 2 are connected to the inverter through buffer capacitors C PV1 and C PV2 , respectively, of value 6000 μF each. The output of the five-level CMLI is connected to the resistive load of 26 Ω through the LC filter. The resistive load was used for simplicity in the simulation. Furthermore, the operation of the five-level CMLI with the proposed PWM technique to eliminate the leakage current will remain nearly the same for the grid-connected and stand-alone systems. This can be justified with the fact that the modified reference wave v ref modified will remain the same for both, except for the additional calculations of the load angle given in (34) and (35) for the reference wave v mod . Fig. 13 shows the waveforms obtained from the simulation of the five-level CMLI using two PV sources having same shortcircuit current of magnitude 3.74 A under identical environmental conditions. Fig. 13(I) show the waveforms for the case when both the PV sources are symmetrical. The two PV sources have equal open-circuit voltage given by 105.25 V. Fig. 13 (II) and (III) shows the waveforms of the five-level CMLI, for the case when both the PV sources are asymmetrical. For Fig. 13(II) , the voltage magnitude V PV1 for PV 1 source is less than the voltage magnitude V PV2 for PV 2 source as can be seen in subplots (e) and (f) of Fig. 13(II) . The open-circuit voltage of the PV sources PV 1 and PV 2 are given by 63.15 and 147.35 V, respectively. For Fig. 13(III) , the voltage magnitude V PV1 is greater than the voltage magnitude V PV2 as can be observed from subplots (e) and (f) of Fig. 13(III) . The open-circuit voltages of the PV sources PV 1 and PV 2 are 147.35 and 63.15 V, respectively.
The subplots (a) of Fig. 13 show the waveform of the resultant modulation index m a for the five-level CMLI. The sub-sub plot in subplots (a) of Fig. 13 show the value of the resultant modulation index m a near MPP. Furthermore, the power waveforms of both PV sources P PV1 and P PV2 are shown in subplots (b) and (c) of Fig. 13 , respectively. The subplots (d) of Fig. 13 show the output power P OUT of the resistive load. It can be observed that the magnitude of power P OUT is nearly equal to sum of the two PV source powers P PV1 and P PV2 . Furthermore, it also justifies the power balance phenomenon for the two PV sources (PV 1 and PV 2 ) in the system. Oscillations in the value of m a and low ripple contents in the PV power for both the PV sources indicate operation near to MPP for the proposed system. Furthermore, the ripple content in the power P PV1 is high in the case shown in Fig. 13 (II) when compared to the cases shown in Fig. 13(I) and (III). This is due to the fact that the nonactive power transfer period in the case of Fig. 13 (II) asymmetrical configuration is more when compared to that of symmetrical configuration. Therefore, the design value of the capacitor C PV1 will be still higher when compared to symmetrical configuration. Thus, the ripple content in the power P PV1 can be minimized by choosing the proper value of the capacitor C PV1 for the asymmetrical configuration. The subplots (c) of Fig. 13 show the waveforms of the PV power for the source P PV2 . High ripple content in the power P PV2 can be observed in Fig. 13(III) when compared to Fig. 13(I) and (II) . This can be attributed to the lower value of the source voltage when compared to symmetrical configuration. Thus, again the ripple content in P PV2 for Fig. 13(III) can be minimized by designing the capacitance C PV2 with an appropriate voltage of V PV2 . The subplots (e) of Fig. 13 show that the ripple content in the voltage V PV1 of Fig. 13(II) is high compared to Fig. 13 
VII. EXPERIMENTAL RESULTS
To validate the analysis and simulation of the PWM technique, a lab prototype was fabricated. Specifications and values of the parameters used in the fabricated experimental setup are described in Table III . Fig. 14 gives the photograph of the experimental setup. The built setup consists of MOSFETs with part number A0T10T60PLF in the power circuit as a switching device. Driver IC HCPL 316J is used for driving the switching devices. The input of the inverter is connected to two programmable dc power supplies made by TDK LAMBDA with model number ZUP120-1.8 as shown in Fig. 14 . The output of the inverter is connected to the LC filter and resistive load [34] . The switching pulses for conventional SPWM and proposed PWM techniques for the five-level inverter are generated using DSP TMS320F28335. The required PWM pulses are generated in the DSP using VISSIM software. All the experimental waveforms were taken in Tektronix DPO 3034. To measure the actual leakage current i leak again, the same setup was utilized with the inclusion of the PV module (see Fig. 14) . However, in the given setup, the power supply dc voltage is reduced to 50V. This is done to protect the PV panel from damage. The positive and negative terminals of the PV panel are shorted and are connected to node p as indicated in Fig. 14. The metallic frame or ground point from the PV module is connected to node g (see Fig. 14) . The current flowing through between metallic frame and node g is measured using the current probe. Fig. 16 shows the experimental results obtained using i) conventional SPWM and ii) proposed PWM techniques. It can be easily observed from the experimental result that the magnitude of the leakage current in the proposed PWM technique is lower in comparison with conventional SPWM.
Again, now the experiment was performed to capture the waveform of the leakage current with a series branch of resistance R p and capacitance C p connected at the nodal point p (as shown in Fig. 1 ) of the fabricated inverter without inclusion of the PV panel. The current flowing through this branch is measured using the Tektronix current probe TCS0030. The output of the inverter is connected to the resistive load through an LC filter. The operation of the five-level CMLI for the proposed PWM technique to eliminate the leakage current will remain nearly the same for the grid-connected and stand-alone systems except for the additional calculations of the load angle as given in (34) and (35) for v mod . During the zero state, the grid or stand-alone load is isolated from the PV array. So, the concept for minimization of the leakage current remains the same for both the grid-connected and stand-alone load systems. Table IV shows the values of different parameters considered for the experimental setup. Fig. 17 shows the waveforms of the voltage across the resistive load v load , terminal voltage v pg , v og , and the load current flowing through the resistive load i load for the conventional SPWM technique and proposed PWM technique, respectively. Fig. 18 shows the waveforms of the terminal voltage v og and the leakage current i leak flowing through the R p − C p branch for both conventional SPWM and proposed PWM techniques. With the conventional SPWM technique, the spikes in the leakage current are observed for the complete cycle of the terminal voltage v og as shown in Fig. 18(i) . Using the proposed PWM technique, spikes of comparatively low magnitude is observed in the leakage current during the transition in the terminal voltage v og as observed from Fig. 18 (ii). Fig. 19 shows the FFT analysis or harmonic spectrum of various waveforms of the five-level CMLI with (i) conventional SPWM and (ii) proposed PWM techniques, respectively. The subplots (a), (b), and (c) of Fig. 19 show the FFT analysis spectrum for output voltage v ab of the inverter, load voltage v load across the load, and current i load flowing through the resistive load, respectively. It can be observed that the harmonic content in the output voltage v ab of the inverter, load voltage v load across the load, and current i load for both conventional SPWM and proposed PWM technique is nearly the same. The subplots (d) and (e) of Fig. 19 show the FFT analysis spectrum for the terminal voltage v pg and the leakage current i leak flowing through the series-connected R p − C p branch. It can be observed that the harmonic component at resonant frequency around 9 kHz obtained using (4) is high in the case of conventional SPWM technique. Using the proposed PWM technique, the high-frequency components are absent in the terminal voltage. Since the high-frequency components are absent with the proposed PWM, the size of the EMI filter required is reduced. This may further reduce the cost, size, and weight of the system. Hence, using the proposed PWM technique, the leakage current flowing through the parasitic capacitance is less compared to that of the conventional SPWM technique.
VIII. CONCLUSION
This paper presents a PWM technique for minimization of the leakage current in the transformerless grid-tie PV inverter. The proposed PWM technique requires less number of carrier waves when compared to the conventional SPWM technique. The proposed PWM technique is also integrated with the MPPT technique for the operation of two PV sources near MPP. Using the proposed PWM technique, the leakage current is minimized without addition of any extra switches. The proposed PWM technique eliminates high-frequency voltage transitions in the PV terminal and the common voltage of the inverter. The elimination of high-frequency voltage transition results in the reduction of the leakage current magnitude flowing through the parasitic capacitance. It may also reduce the requirement or size of EMI or common mode filters required in the system. Furthermore, the analysis for the PV terminal voltages and CMVs is also explained in this paper. Using the proposed analysis, the PWM technique can be studied and modified, so that high-frequency voltage transitions can be avoided in the PV terminal voltage and CMV. So, given analysis is useful in defining the appropriate PWM strategy for the minimization of the leakage current. The analysis given in this paper is verified with simulation and experimental results in this paper.
